## PCT

(30) Priority Data:

## WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



#### INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification <sup>6</sup>:

H01L 23/367

(11) International Publication Number: WO 95/12214

(43) International Publication Date: 4 May 1995 (04.05.95)

(21) International Application Number: PCT/US94/11176 (81) Designated States: JP, KR, European patent (AT, BE, CH, DE, DK, ES, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).

(22) International Filing Date: 3 October 1994 (03.10.94)


08/145,268 29 October 1993 (29.10.93) US

(71) Applicant: VLSI TECHNOLOGY, INC. [US/US]; 1109
McKay Drive, San Jose, CA 95131 (US).

(72) Inventor: NOWAK, Edward, D.; 862 Monte Vino Drive, Pleasanton, CA 94566 (US).

(74) Agent: WELLER, Douglas, L.; 431 Magnolia Lane, Santa Clara, CA 95051 (US). Published
With international search report.

(54) Title: POLYSILICON PILLAR HEAT SINKS POR SEMICONDUCTOR ON INSULATOR CIRCUITS



#### (57) Abstract

A heat sink is formed on a bonded semiconductor on insulator (SOI) wafer. A trench (19) is formed which extends from a top of the bonded SOI wafer through an isolation region (11) of the bonded SOI wafer to a base (10) of the bonded SOI wafer. The base (10) of the bonded SOI wafer is located below the isolation region (11) of the bonded SOI wafer. A conductive pillar (22) is formed in the trench (19). The conductive pillar (22) extends from the top of the bonded SOI wafer through the isolation region (11) of the bonded SOI wafer and is physically in contact with but electrically insulated from the base (10) of the bonded SOI wafer. In the preferred embodiment, the conductive pillar (22) is formed of doped polysilicon. The doped polysilicon is of a conductivity type which is different than the conductivity type of the base (10). Out-diffusion from the doped polysilicon forms a region (23) within the base (10) which electrically insulates the conductive pillar (22) from the base (10).

## FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	GB	United Kingdom	MR	Mauritania
ΑU	Australia	GB	Georgia	MW	Malawi
BB	Barbados	GN	Guinea	NB	Niger
BR	Belgium	GR	Greece	NL	Netherlands
BF	Burkina Paso	HU	Hungary	NO	Norway
BG	Bulgaria	IR	Ireland	NZ	New Zealand
BJ	Benin	IT	Italy	PL	Poland
BR	Brazil	JP	Japan	PT	Portugal
BY	Belarus	KE	Kenya	RO	Romania
CA	Canada	KG	Kyrgystan	RU	Russian Federation
CF	Central African Republic	KP	Democratic People's Republic	SD	Sudan
CG	Congo		of Korea	SE	Sweden
CH	Switzerland	KR	Republic of Korea	SI	Slovenia
CI	Côte d'Ivoire	KZ	Kazakhstan	SK	Slovakia
CM	Cameroon	LI	Liechtenstein	SN	Senegal
CN	China	LK	Sri Lanka	TD	Chad
CS	Czechoslovakia	LU	Luxembourg	TG	Togo
CZ	Czech Republic	LV	Latvia	TJ	Tajikistan
DE	Germany	MC	Monaco	TT	Trinidad and Tobago
DK	Denmark	MD	Republic of Moldova	UA	Ukraine
·ES	Spain	MG	Madagascar	US	United States of America
FI	Finland	ML	Mali	UZ	Uzbekistan
FR	Prance	MN	Mongolia	VN	Viet Nam
GA	Gabon		N5.007		

15

20

25

1

# POLYSILICON PILLAR HEAT SINKS FOR SEMICONDUCTOR ON INSULATOR CIRCUITS

### **Technical Field**

This invention relates to the creation of heat sinks for semiconductor on insulator (SOI) circuits using polysilicon pillars.

#### Background

Recent improvements in bonded wafer semiconductor on insulator (SOI) technology makes it feasible to use SOI material in lower cost applications. See, for example, Laura Peters, SOI Takes Over Where Silicon Leaves Off, Semiconductor International, March 1993, pp. 48-51; or, H. H. Hosack, Recent Progress in SOI Materials For the Next Generation of IC Technology, The Electrochemical Society Interface, Spring 1993, pp. 51-57. Bonded wafers for SOI processes are available, for example, from Hughes Danbury Optical Systems, Inc. Precision Materials Operations, having a business address of 100 Wooster Heights Road, Danbury, Connecticut 06810-7589.

SOI material offers performance advantages over bulk complementary metal on silicon (CMOS) technology due to lower parasitic capacitances. However, the isolation feature which improves performance also has disadvantages. The oxide isolation effectively insulates the transistors, reducing the heat dissipation. This can reduce the performance and reliability of high current components such as input/output (I/O) drivers and clock drivers.

## Disclosure of the Invention

In accordance with the preferred embodiment of the present invention, the formation of a heat sink on a bonded semiconductor on insulator (SOI) wafer is presented. A trench is formed which extends from a top of the bonded SOI wafer through an isolation region of the bonded SOI

WO 95/12214 PCT/US94/11176

2

wafer to a base of the bonded SOI wafer. The base of the bonded SOI wafer is located below the isolation region of the bonded SOI wafer. A conductive pillar is formed in the trench. The conductive pillar extends from the top of the bonded SOI wafer through the isolation region of the bonded SOI wafer and is physically in contact with but electrically insulated from the base of the bonded SOI wafer.

In the preferred embodiment of the present invention, the conductive pillar is formed of doped polysilicon. The doped polysilicon is of a conductivity type which is different than the conductivity type of the base.

Out-diffusion from the doped polysilicon forms a region within the base which electrically insulates the conductive pillar from the base.

Use of conductive pillars in accordance with the preferred embodiment of the present invention allows for an improvement in the heat dissipation capabilities of high current devices built on bonded SOI wafers. This results in improved performance and reliability.

### **Brief Description of the Drawings**

Figure 1, Figure 2, Figure 3, Figure 4 and Figure 5 show processing steps to produce a semiconductor on insulator (SOI) device which utilizes a polysilicon heat sink in accordance with the preferred embodiment of the present invention.

Figure 6 shows a semiconductor on insulator (SOI) device which utilizes a polysilicon heat sink in accordance with another preferred embodiment of the present invention

25

10

15

20

## Description of the Preferred Embodiment

In Figure 1, a bonded wafer is shown to include a silicon base wafer 10 of a first conductivity type, an isolation oxide region 11 and a silicon layer

10

15

20

25

12. The silicon base wafer 10 and silicon layer 12 are both of a first conductivity type. For example, the first conductivity type is p-type.

A standard process flow may be used up to the point in the process shown in Figure 1. For example, a local oxidation of silicon (LOCOS) process or other process is used to form an insulating layer of, for example, field oxide on the wafer. For example, in a LOCOS process, a layer of pad oxide is thermally grown. On top of the pad oxide, a layer of nitride is deposited. The nitride is patterned and etched. Field oxide is grown on the wafer at places where the nitride has been etched to expose silicon layer 12. The nitride and pad oxide are then removed.

After the insulating layer is formed, a layer of gate oxide is placed (i.e. grown or deposited) on exposed portions of silicon layer 12. A gate 15 is formed on the gate oxide layer using a deposited layer followed by a mask and etch process. Gate 15 may be made of polysilicon, for example, doped with n-type atoms at 10<sup>20</sup> atoms per cubic centimeter. The n-type atoms may be, for example, Phosphorus or Arsenic. Alternate to forming gate 15 entirely of polysilicon, a polycide may be used. The polycide gate may be formed as follows. A layer of polysilicon is deposited over the layer of gate oxide. For example, the deposition may be a chemical vapor deposition (CVD). The polysilicon is doped using POCl3. Alternately, an implant of Phosphorus or Arsenic atoms may be used. A metal layer is deposited on top of the polysilicon layer. A rapid thermal anneal (or other annealing process) is used to react the metal layer with the polysilicon layer. The metal-silicide layer may be formed, for example, using Titanium (Ti), Molybdenum (Mo), Chromium (Cr), Nickel (Ni), Platinum (Pt), Cobalt (Co), Tungsten (W) or Tantalum (Ta).

On the either side of gate 15 are implanted regions 14 of second conductivity type. For example, the second conductivity type is n-type.

WO 95/12214 PCT/US94/11176

4

Regions 14 acts as lightly doped drain (LDD) and source regions for a transistor. For example, regions 14 are n<sup>-</sup> regions doped with Phosphorus at 10<sup>18</sup> atoms per cubic centimeter. Regions 14 extend 0.1 microns below the surface of silicon layer 12. A spacer oxide region 13 is then deposited to a thickness of, for example, 3000 Angstroms.

5

10

15

20

25

At this point trenches are formed in which polysilicon pillars will be formed. For example, as shown in Figure 2, a photoresist mask 16 is formed over spacer oxide region 13. A trench 19 is formed by reactive ion etching (RIE) through spacer oxide region 13, silicon layer 12 and isolation oxide 11 to expose silicon base wafer 10.

As shown in Figure 3, a layer 22 of, for example, polysilicon is deposited. Layer 22 will be used to form polysilicon pillars. The thickness of layer 22 should be at least half the minimum width of the trench to assure the trench is completely filled. Layer 22 is doped in-situ during deposition, for example, using Phosphorus at a concentration of  $10^{20}$ . Out diffusion from layer 22 will result in formation of junction region 23 which serves to electrically isolate the polysilicon pillar from silicon base wafer 10.

Blanket RIE or dry anisotropic etches are used to remove the excess polysilicon layer 22 and the excess portion of spacer oxide 13. The result is shown in Figure 4. In Figure 4, a spacer 31 and a spacer 32 are formed on either side of gate 15. Spacer 31 and spacer 32 each extend approximately 0.2 micrometers out from the bottom of gate 15. Figure 4 additionally shows an isolation region 24 remaining after the blanket etches.

The processing steps for forming the polysilicon pillar heat sink are complete. The remainder of the process steps follow a standard CMOS process flow. For example, source/drain regions are completed by implanting dopant of first conductivity type, e.g., n-type. The implants may be performed, for example, using n-type atoms to form n+ regions having

15

20

25

concentration of  $10^{20}$  atoms per cubic centimeter. For example, Figure 5 shows an  $n^+$  regions 44 formed on either side of gate 15. After the additional processing is complete, a layer 41 of, for example, silicon dioxide is placed over the circuit, as shown in Figure 5. Layer 41 is etched to allow the deposition of a metal layer 48 in connection with source/drain regions 44 and gate regions 15 of the transistor. A final insulating layer 49 is typically placed over metal layer 48, as is understood in the art.

Figures 1 through 5 have described use of the present invention in conjunction with the formation of an n-channel metal oxide semiconductor field effect transistor (MOSFET). As will be well understood by those skilled in the art, various embodiments of the present invention can be used in conjunction with other circuitry. For example, Figure 6 shows use of the present invention used in conjunction with the formation of a p-channel MOSFET.

In Figure 6, a bonded wafer is shown to include a silicon base wafer 50, a isolation oxide region 51 and a silicon layer 52. In this case, silicon base wafer 50 is of p-conductivity type and silicon layer 52 is of n-conductivity type. As described above, the standard process flow may be used. For example, a local oxidation of silicon (LOCOS) process or other process is used to form an insulating layer of, for example, field oxide on the wafer. After the insulating layer is formed, a layer of gate oxide is placed (i.e. grown or deposited) on exposed portions of the wafer. A gate 55 is formed on the gate oxide layer using a deposited layer followed by a mask and etch process. Gate 55 may be made of polysilicon or polycide. On either side of gate 55 are implanted regions 54. For example, regions 54 are pregions doped with Boron at 10<sup>18</sup> atoms per cubic centimeter. Regions 54 extend 0.1 microns below the surface of the substrate. A spacer oxide region is then deposited.

10

15

20

At this point trenches are formed in which polysilicon pillars will be formed. A layer 62 of polysilicon is deposited. Layer 62 will be used to form polysilicon pillars. Layer 62 is doped in-situ during deposition, for example, using Phosphorus at a concentration of  $10^{20}$ . Out diffusion from layer 62 will result in formation of junction region 63 which serves to electrically isolate the polysilicon pillar from silicon base wafer 50.

Blanket etches are used to remove the excess polysilicon layer 62 and the excess portion of the spacer oxide. Next, p<sup>+</sup> diffused or implanted regions 84 form the source/drain regions on either side of gate 55. The implants may be performed, for example, using p-type atoms to form p<sup>+</sup> regions having concentration of 10<sup>20</sup> atoms per cubic centimeter. After the additional processing is complete, a layer 81 of, for example, silicon dioxide is placed over the circuit, as shown in Figure 6. Layer 81 is etched to allow the deposition of a metal layer 88 in connection with source/drain regions 84 and gate regions 55 of the transistor. A final insulating layer 89 is typically placed over metal layer 88, as is understood in the art.

The foregoing discussion discloses and describes merely exemplary methods and embodiments of the present invention. As will be understood by those familiar with the art, the invention may be embodied in other specific forms without departing from the spirit or essential characteristics thereof. Accordingly, the disclosure of the present invention is intended to be illustrative, but not limiting, of the scope of the invention, which is set forth in the following claims.

## **Claims**

## I Claim:

20

- 1. In an integrated circuit, a heat sink comprising:
- a conductive pillar (22) which extends from a top of a bonded

  5 semiconductor on insulator (SOI) wafer through an isolation region (11) of
  the bonded SOI wafer and is in physical contact with a base (10) of the
  bonded SOI wafer, the base (10) of the bonded SOI wafer being located below
  the isolation region (11) of the bonded SOI wafer.
- 2. A heat sink as in claim 1 wherein the conductive pillar (22) comprises doped polysilicon, doping for the polysilicon out-diffusing from the polysilicon into the base (10), thereby electrically insulating the conductive pillar (22) from the base (10).
- 3. A method as in claim 2 wherein the doped polysilicon is of a conductivity type which is different than the conductivity type of the base (10).
  - 4. A method for constructing a heat sink on a bonded semiconductor on insulator (SOI) wafer, the method comprising the steps of:
    - (a) forming a trench (19) which extends from a top of the bonded SOI wafer through an isolation region (11) of the bonded SOI wafer to a base (10) of the bonded SOI wafer, the base (10) of the bonded SOI wafer being located below the isolation region (11) of the bonded SOI wafer; and,
- (b) forming a conductive pillar (22) in the trench (19), the conductive pillar (22) extending from the top of the bonded SOI wafer through the isolation region (11) of the bonded SOI wafer and is physically in contact with the base (10) of the bonded SOI wafer.

15

20

25

- 5. A method as in claim 4 wherein step (b) includes forming the conductive pillar (22) from doped polysilicon, doping for the polysilicon out-diffusing from the polysilicon into the base (10), thereby forming a region (23) within the base (10) which electrically insulates the conductive pillar (22) from the base (10).
- 6. A method as in claim 5 wherein in step (b) the doped polysilicon is of a conductivity type which is different than the conductivity type of the base 10 (10).
  - 7. A heat sink formed on a bonded semiconductor on insulator (SOI) wafer, the heat sink comprising:


conductive material in a trench (19), the trench (19) extending from a top of the bonded SOI wafer through an isolation region (11) of the bonded SOI wafer to a base (10) of the bonded SOI wafer, the base (10) of the bonded SOI wafer being located below the isolation region (11) of the bonded SOI wafer wherein the conductive material extends from the top of the bonded SOI wafer through the isolation region (11) of the bonded SOI wafer and is in physical contact with but is electrically isolated from the base (10) of the bonded SOI wafer.


8. A heat sink as in claim 7 wherein the conductive pillar (22) comprises doped polysilicon, doping for the polysilicon out-diffusing from the polysilicon into the base (10), thereby electrically insulating the conductive pillar (22) from the base (10).


WO 95/12214 PCT/US94/11176


9


A method as in claim 8 wherein the doped polysilicon is of a conductivity type which is different than the conductivity type of the base
 (10).














## INTERNATIONAL SEARCH REPORT

Inte: nal Application No
PCT/US 94/11176

A. CLASSIFICATION OF SUBJECT MATTER IPC 6 H01L23/367							
According to Inte	ternational Patent Classification (IPC) or to both national classi	fication and IPC					
B. FIELDS SEA							
Minimum documentation searched (classification system followed by classification symbols)  IPC 6 H01L  Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched							
	TS CONSIDERED TO BE RELEVANT						
Category Cit	tation of document, with indication, where appropriate, of the n	elevant passages	Relevant to claim No.				
A	US,A,5 229 643 (OHTA ET AL.) 20 see the whole document	1-9					
A	PATENT ABSTRACTS OF JAPAN vol. 16, no. 492 (E-1278) 12 Octo & JP,A,04 180 236 (FUJITSU) 26 Jusee abstract	1-9					
A	IBM TECHNICAL DISCLOSURE BULLETING vol.36, no.3, March 1993, NEW YOR pages 39 - 40 'New Heat Sink Technique for Semiconductors'						
Further	documents are listed in the continuation of box C.	X Patent family members are listed	in annex.				
* Special categor	ries of cited documents :	The document emblished after the ini					
"A" document defining the general state of the art which is not considered to be of particular relevance  "E" earlier document but published on or after the international  "E" earlier document but published on or after the international  "X" document of particular relevance; the claimed invention							
filing date  "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)  "O" document referring to an oral disclosure, use, exhibition or  "Secure to the considered novel or cannot be considered to involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such document is combined with one or more other such document.							
other mean "P" document p		ments, such combination being obvi- in the art. "&" document member of the same pater					
Date of the actu	Date of the actual completion of the international search  Date of mailing of the international search report						
.6 Dr	ecember 1994	3 O. L. 94					
Name and maili	ling address of the ISA  European Patent Office, P.B. 5818 Patentiaan 2  NL - 2280 HV Rijswijk  Tel. (+ 31-70) 340-2040, Tx. 31 651 epo nl,  Fax: (+ 31-70) 340-3016	PROHASKA, G					

#### INTERNATIONAL SEARCH REPORT

information on patent family members

Inter and Application No PCT/US 94/11176